Regviz

Espressif Systems /ESP32-P4 /AXI_DMA /IN_MEM_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IN_MEM_CONF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/AXI_DMA/IN_MEM_CONF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IN_MEM_CLK_FORCE_EN)IN_MEM_CLK_FORCE_EN 0 (IN_MEM_FORCE_PU)IN_MEM_FORCE_PU 0 (IN_MEM_FORCE_PD)IN_MEM_FORCE_PD 0 (OUT_MEM_CLK_FORCE_EN)OUT_MEM_CLK_FORCE_EN 0 (OUT_MEM_FORCE_PU)OUT_MEM_FORCE_PU 0 (OUT_MEM_FORCE_PD)OUT_MEM_FORCE_PD

Description

Mem power configure register of Rx channel

Fields

IN_MEM_CLK_FORCE_EN

1: Force to open the clock and bypass the gate-clock when accessing the RAM in AXI_DMA. 0: A gate-clock will be used when accessing the RAM in AXI_DMA.
IN_MEM_FORCE_PU

Force power up ram
IN_MEM_FORCE_PD

Force power down ram
OUT_MEM_CLK_FORCE_EN

1: Force to open the clock and bypass the gate-clock when accessing the RAM in AXI_DMA. 0: A gate-clock will be used when accessing the RAM in AXI_DMA.
OUT_MEM_FORCE_PU

Force power up ram
OUT_MEM_FORCE_PD

Force power down ram

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data